ARTEMIS: A Simulator Tool for Heterogeneous Network-on-Chip

  • Fatemeh Vardi Department of Computer Engineering Science and Research Branch Islamic Azad University (SRBIAU) Tehran, Iran
  • Ahmad Khadem Zadeh Iran Telecom Research Center (ITRC) Tehran, Iran
  • Midia Reshadi Department of Computer Engineering Science and Research Branch Islamic Azad University (SRBIAU) Tehran, Iran
Keywords: interconnection network, homogeneous NoC, heterogeneous NoC, simulator, performance

Abstract

Complex homogeneous network-on-chip or heterogeneous network-on-chip increases the need of determining and developing simulation tools for designer to evaluate and comparison network performance. Towards this end, ARTEMIS tool, a matlab based simulator environment is developed. This simulator offers some collections of network configuration regarding to the topology graph, routing algorithm and switching strategy, including allocation scheme for a target application. Consequently, designers can choose the number and depth of virtual channels and the capacity of each link by applying an efficient allocation scheme, which is provided by this tool. Average latency and throughput are evaluation performance metrics that are measured with proposed simulator tool.

Downloads

Download data is not yet available.

Author Biographies

Fatemeh Vardi, Department of Computer Engineering Science and Research Branch Islamic Azad University (SRBIAU) Tehran, Iran

Fatemeh Vardi received M.Sc. degree in Computer Architecture from Science and Research Branch of Islamic Azad University (SRBIAU), Tehran, Iran in 2009. She is currently a Ph.D. student in Computer System Architecture in Islamic Azad University, Science and Research Branch, Tehran, Iran. She is also a Faculty member of Computer Engineering Department Parand Islamic Azad University (PIAU). Her research interests is Energy Management in Embedded System with emphasis on Application Mapping and Network Topology in Multi-core Architectures.

Ahmad Khadem Zadeh, Iran Telecom Research Center (ITRC) Tehran, Iran

Ahmad Khadem-Zadeh received M.Sc. and Ph.D. degrees in Digital Communication and Information Theory and Error Control Coding from the University of Kent, Canterbury, UK respectively. He is currently the Head of Education and National Scientific and International Scientific Cooperation Department at Iran Telecom Research Center (ITRC). He was the head of Test Engineering Group and the director of Computer and Communication Department at ITRC. He is also a lecturer at Tehran Universities and he is a committee member of the Iranian Electrical Engineering Conference Permanent Committee.

Midia Reshadi, Department of Computer Engineering Science and Research Branch Islamic Azad University (SRBIAU) Tehran, Iran

Midia Reshadi received his M.Sc. degree in Computer Architecture from Science and Research Branch of Islamic Azad University (SRBIAU), Tehran, Iran in 2005. He also received his Ph.D. degree in Computer Architecture from SRBIAU, Tehran, Iran in 2010. He is currently Assistant Professor in Faculty of Electrical and Computer Engineering of SRBIAU.

References

[1] Y. Ben-Itzhak, I. Cidon, and A. Kolodny, Optimizing heterogeneous NoC design, Proceedings of the International Workshop on System Level Interconnect Prediction (2012), 32-39.
[2] J. Hu and R. Marculescu, Application-specific buffer space allocation for networks-on-chip router design, IEEE/ACM International Conference on Computer Aided Design (2004), 354-361.
[3] P. Abad, P. Prieto, L. Menezo, A. Colaso, V. Puente, and J. A. Gregorio, Topaz: An open-source interconnection network simulator for chip multiprocessors and supercomputers, Sixth IEEE/ACM International Symposium on In Networks on Chip (2012), 99-106.
[4] N. Agarwal, T. Krishna, L. S. Peh, and N. Jha, Garnet: A detailed on-chip network model inside a full system simulator, IEEE International Symposium on Performance Analysis of Systems and Software (2009), 33- 42.
[5] N. Jiang, D. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. Shaw, J. Kim, and W. Dally, A detailed and flexible cycle-accurate network-on-chip simulator, In IEEE International Symposium on Performance Analysis of Systems and Software ( 2013), 86- 96.
[6] A. T. Tran and B. Baas, NoCTweak: a highly parameterizable simulator for early exploration of performance and energy of networks on-chip, Technical Report, VLSI Computation Lab, ECE Department, UC, University of California, Davis, [online] http://www.ece.ucdavis.edu/vcl/pubs/2012.07.techreport.noctweak/ (2012).
[7] [7] M. Palesi, D. Patti and F. Fazzino, NOXIM released software (2005- 2010). [online] http://noxim.sourceforge.net.
[8] V. Puente, J. A. Gregorio, and R. Beivide, SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor multiprocessor systems. Proceedings of the 10th Euromicro conference on Parallel, distributed and network-based processing (2002), 15-22.
[9] Y. Ben-Itzhak, E. Zahavi, I. Cidon, and A. Kolodny, HNOCS: Modular Open-Source Simulator for Heterogeneous NoCs, International Conference on Embedded Computer Systems (2012), 51-57.
[10] Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, Network delays and link capacities in application-specific wormhole NoCs, VLSI Design( 2007).
[11] T. Huang, U. Ogras, and R. Marculescu, Virtual channels planning for networks-on-chip, the 8th International Symposium on Quality Electronic Design (2007), 879- 884.
[12] A. Kahng, B. Lin, K. Samadi, and R. Ramanujam, Trace-driven optimization of networks-on-chip configurations, In Design Automation Conference (DAC), 47th ACM/IEEE (2010), 437- 442.
[13] M. Al Faruque and J. Henkel, Minimizing Virtual Channel Buffer for Routers in On-Chip Communication Architectures,
Proceedings Design, Automation and Test in Europe (2008), 1238-1243.
[14] M. Kreutz, C. Marcon, L. Carro, F. Wagner, and A. Susin, Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures, Proceedings of the 18th annual symposium on Integrated circuits and system design( 2005), 190- 195.
[15] A. Mishra, N. Vijaykrishnan, and C. Das, A case for heterogeneous on-chip interconnects for CMPs, Proceedings of the 38th annual international symposium on Computer architecture (2011), 389- 400.
[16] A. Bakhoda, J. Kim, and T. Aamodt, Throughput-effective on-chip networks for many node accelerators, Proceedings of the 43rd Annual IEEE/ACM International Symposium on Micro architecture (2010), 421- 432.
[17] Y. Ben-Itzhak, I. Cidon, and A. Kolodny, Delay analysis of wormhole based heterogeneous NoC, Proceedings of the 5th ACM/IEEE international symposium on Networks-on- Chip (2011), 16- 168.
[18] P. P. Panda, C. Grecu, M. Jones, and A. Ivanov, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers (2005), Vol. 54, No. 8, 1025-1040.
Published
2017-06-30
How to Cite
Vardi, F., Khadem Zadeh, A., & Reshadi, M. (2017, June 30). ARTEMIS: A Simulator Tool for Heterogeneous Network-on-Chip. International Journal of Information & Communication Technology Research, 9(2), 1-9. Retrieved from http://journal.itrc.ac.ir/index.php/ijictr/article/view/1