Volume 2, Issue 1 (3-2010)                   IJICTR 2010, 2(1): 45-51 | Back to browse issues page

XML Print


Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Raiyat Aliabadi M, Khadem zadeh A, Raiyat Aliabadi M. A Novel Scheme for Fault-Tolerant And Higher Capacity Network on Chip . IJICTR. 2010; 2 (1) :45-51
URL: http://ijict.itrc.ac.ir/article-1-270-en.html
1- Iran Telecommunications Research Center(ITRC) Tehran, Iran
Abstract:   (1275 Views)
As CMOS technology scales down, NoC (Network on Chip) gradually becomes the mainstream of on­chip communication. In this paper we present a methodology to design fault-tolerant routing algorithms for regular direct interconnection networks. It supports fully adaptive routing, does not degrade performance in the absence of faults, and supports a reasonably large number of faults without significantly degrading performance. Consequently, this work examines fault tolerant communication algorithms for use in the Communication Networks including NoC domain. Before two different flooding algorithms, a random walk algorithm and an Intermediate Node Algorithm have been investigated. The first three algorithms have an exceedingly high communication overhead and cause huge congestion in usual traffics. The fourth one which is Intermediate Node algorithm is a static fault-tolerant algorithm which focuses on the faults knowing in advance where they are located. We have developed a new dynamic algorithm based on intermediate node concept and stress value concept to overcome all of blind sides of mentioned algorithms.
We have designed a switch/router base on this algorithm and simulated by MAX PLUS II tool and verified it on a mesh NoC in Xilinx environment.
Full-Text [PDF 1079 kb]   (546 Downloads)    
Type of Study: Research | Subject: Information Technology

Add your comments about this article : Your username or Email:
CAPTCHA code